

Application No. 09/595776 (Docket: MIPS.0166-00-US)
37 CFR 1.111 Amendment dated 09/30/2005
Reply to Office Action of 05/13/2005

AMENDMENTS TO THE CLAIMS

Kindly amend claims 1, 6, 9, 11-12, 15, and 18-19 as shown in the following listing of claims. The listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims

1. (Currently Amended) In a processor having multiple hardware streams supporting multiple data threads, and a data cache, a system for fetching instructions ~~from up to P~~from one to P of the multiple hardware streams to a pipeline, where P is less than the number of multiple hardware streams, the system comprising:
~~a fetch stage, for simultaneously fetching every cycle, the instructions from up to the P of the multiple hardware streams;~~
multiple hit/miss predictors, each associated with a corresponding one of the multiple hardware streams, said each configured to forecast, ~~at the fetch stage,~~ whether corresponding instructions from said corresponding one of the multiple hardware streams will hit or miss the data cache, wherein said multiple hit/miss predictors forecast whether said corresponding instructions from said corresponding one of the multiple hardware streams will hit or miss the data cache prior to when said corresponding instructions enter into a dispatch stage in the pipeline; and
~~a fetch algorithm~~fetch stage, coupled to said multiple hit/miss predictors, configured to simultaneously fetch every cycle, the instructions from the one to P of the multiple hardware streams to the pipeline, and configured to select, on a cycle-by-cycle basis, ~~the P of the~~the one to P of the multiple hardware streams from which to fetch the instructions.
2. (Previously Presented) The system as recited in claim 1, wherein a hit prediction precipitates no change in the fetching of the instructions.

Application No. 09/595776 (Docket: MIPS.0166-00-US)
37 CFR 1.111 Amendment dated 09/30/2005
Reply to Office Action of 05/13/2005

3. (Previously Presented) The system as recited in claim 1, wherein a miss prediction results in switching the fetching to different ones of the multiple hardware streams.
4. (Previously Presented) The system as recited in claim 1, wherein said each of said multiple hit/miss predictors generates a confidence level value, and said confidence level value is used by said fetch algorithm to select the P of the multiple hardware streams.
5. (Previously Presented) The system as recited in claim 1, wherein said multiple hit/miss predictors further operate at a dispatch level to optimize the dispatch of consumer instructions by predicting latency of data.
6. (Currently Amended) A processor having multiple hardware streams supporting multiple data threads, the processor comprising:
~~a fetch stage, for simultaneously fetching every cycle, instructions from up to P of the multiple hardware streams, wherein P is less than the number of the multiple hardware streams;~~
a data cache, comprising a plurality of levels;
multiple hit/miss predictors, each associated with a corresponding one of the multiple hardware streams, said each configured to forecast whether corresponding instructions from said corresponding one of the multiple hardware streams will hit or miss said data cache, wherein said multiple hit/miss predictors forecast whether said corresponding instructions from said corresponding one of the multiple hardware streams will hit or miss said data cache prior to when said corresponding instructions enter into a dispatch stage in a pipeline of the processor, said each of said multiple hit/miss predictors comprising:

Application No. 09/595776 (Docket: MIPS.0166-00-US)
37 CFR 1.111 Amendment dated 09/30/2005
Reply to Office Action of 05/13/2005

a plurality of hit/miss predictors, each configured to forecast whether said corresponding instructions from said corresponding one of the multiple hardware streams will hit or miss one or more of said ~~levels; and~~levels;

a ~~fetch algorithm~~fetch stage, coupled to said multiple hit/miss predictors, for simultaneously fetching every cycle, instructions from one to P of the multiple hardware streams, wherein P is less than the number of the multiple hardware streams, and configured to select, on a cycle-by-cycle basis, ~~said P of the~~said one to P of the multiple hardware streams from which to fetch said instructions, wherein said fetch algorithm selects ~~said P of the~~said one to P of the multiple hardware streams based upon whether said corresponding instructions from said corresponding one of the multiple hardware streams will hit or miss said one or more of said levels.

7. (Previously Presented) The processor as recited in claim 6, wherein a hit prediction precipitates no change in the fetching of said instructions.
8. (Previously Presented) The processor as recited in claim 6, wherein a miss prediction results in switching the fetching to different ones of the multiple hardware streams.
9. (Currently Amended) The processor as recited in claim 6, wherein said each of said multiple hit/miss predictors generates a confidence level value, and said confidence level value is used by said ~~fetch algorithm to select said P stage to~~select said one to P of the multiple hardware streams.
10. (Previously Presented) The processor as recited in claim 6, wherein said multiple hit/miss predictors further operate at a dispatch level to optimize the dispatch of consumer instructions by predicting latency of data.

Application No. 09/595776 (Docket: MIPS.0166-00-US)
37 CFR 1.111 Amendment dated 09/30/2005
Reply to Office Action of 05/13/2005

11. (Currently Amended) In a processor having multiple hardware streams supporting multiple data threads, and a data cache, a method for simultaneously fetching instructions every cycle ~~from up to P~~ from one to P of the multiple hardware streams to a pipeline, where P is less than the number of the multiple hardware streams, the method comprising:

for each of the multiple hardware streams, making a hit/miss prediction by a corresponding one of associated hit/miss predictors as to whether corresponding instructions for the each of the multiple hardware streams previously fetched will hit or miss the data cache, wherein said making is performed prior to when the corresponding instructions enter into a dispatch stage in the pipeline; and

selecting, on a cycle-by-cycle basis, ~~the P of the~~ the one to P of the multiple hardware streams from which to fetch the instructions.
12. (Currently Amended) The method as recited in claim 11, wherein said making comprises:

generating a confidence level value, and employing the confidence level to select ~~the P of the~~ the one to P of the multiple hardware streams.
13. (Previously Presented) The method as recited in claim 11, further comprising:

further operating the multiple hit/miss predictors at a dispatch level to optimize the dispatch of consumer instructions by predicting latency of data.
14. (Previously Presented) The system as recited in claim 1, wherein the processor comprises a fine-grained multistreaming processor that concurrently executes the instructions from the multiple hardware streams.
15. (Currently Amended) The system as recited in claim 1, wherein the data cache comprises:

a first level and a second level, and wherein said each of said multiple hit/miss predictors comprises:

Application No. 09/595776 (Docket: MIPS.0166-00-US)
37 CFR 1.111 Amendment dated 09/30/2005
Reply to Office Action of 05/13/2005

a first hit/miss predictor, configured to forecast whether said
corresponding instructions from said corresponding one of the
multiple hardware streams will hit or miss said first level; and

a second hit/miss predictor, configured to forecast whether said
corresponding instructions from said corresponding one of the
multiple hardware streams will hit or miss said second level;

wherein said ~~fetch algorithm~~ fetch stage selects ~~the P of the~~ the one to P of the
multiple hardware streams based upon whether said corresponding
instructions from said corresponding one of the multiple hardware streams
will hit or miss said second level.

16. (Previously Presented) The system as recited in claim 1, wherein the processor comprises a network processor, and wherein said each of said multiple hit/miss predictors employs a flow number to which a packet belongs to forecast whether said corresponding instructions from said corresponding one of the multiple hardware streams will hit or miss the data cache.
17. (Previously Presented) The processor as recited in claim 6, wherein the processor comprises a network processor, and wherein said each of said multiple hit/miss predictors employs a flow number to which a packet belongs to forecast whether said corresponding instructions from said corresponding one of the multiple hardware streams will hit or miss the data cache.
18. (Currently Amended) The method as recited in claim 11, wherein said selecting comprises:

switching the fetching to a different ~~P of the~~ one to P of the multiple hardware streams.
19. (Currently Amended) The method as recited in claim 11, wherein the data cache comprises a first level and a second level, and wherein said making comprises:

first forecasting whether said corresponding instructions from the corresponding one of the multiple hardware streams will hit or miss the first level; and

Application No. 09/595776 (Docket: MIPS.0166-00-US)
37 CFR 1.111 Amendment dated 09/30/2005
Reply to Office Action of 05/13/2005

second forecasting whether the corresponding instructions from the corresponding one of the multiple hardware streams will hit or miss the second level; and wherein said selecting comprises:

choosing ~~the P of the~~ the one to P of the multiple hardware streams based upon whether the corresponding instructions from the corresponding one of the multiple hardware streams will hit or miss the second level.

20. (Previously Presented) The method as recited in claim 11, wherein said making comprises:

employing a flow number to which a packet belongs to forecast whether the corresponding instructions from the corresponding one of the multiple hardware streams will hit or miss the data cache.